104 #define SPI_VARIANT_POST_BUILD (STD_ON) 112 #define SPI_CHANNELBUFFERS (SPI_IB_EB) 115 #define SPI_IB_MAX_LENGTH (64U) 118 #define SPI_DEV_ERROR_DETECT (STD_ON) 121 #define SPI_JOB_LOG (STD_ON) 124 #define SPI_MAX_JOB_LOG (100U) 138 #define SPI_MAX_HW_DMA_UNIT (0U) 141 #define SPI_DMA_ENABLE (STD_OFF) 147 #define SPI_LEVEL_0 (0U) 149 #define SPI_LEVEL_1 (1U) 151 #define SPI_LEVEL_2 (2U) 154 #define SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT (STD_OFF) 157 #define SPI_SCALEABILITY (SPI_LEVEL_2) 160 #define SPI_VERSION_INFO_API (STD_ON) 163 #define SPI_HW_STATUS_API (STD_ON) 166 #define SPI_CANCEL_API (STD_ON) 173 #define SPI_MAX_CHANNELS_PER_JOB (1U) 176 #define SPI_MAX_JOBS_PER_SEQ (1U) 179 #define SPI_MAX_CHANNELS (1U) 182 #define SPI_MAX_JOBS (1U) 185 #define SPI_MAX_SEQ (1U) 191 #define SPI_MAX_HW_UNIT (8U) 196 #define SPI_MAX_EXT_DEV (11U) 204 #define SPI_UNIT_MCU_MCSPI0_ACTIVE (STD_ON) 208 #define SPI_UNIT_MCU_MCSPI1_ACTIVE (STD_ON) 212 #define SPI_UNIT_MCU_MCSPI2_ACTIVE (STD_ON) 216 #define SPI_UNIT_MCSPI0_ACTIVE (STD_ON) 220 #define SPI_UNIT_MCSPI1_ACTIVE (STD_ON) 224 #define SPI_UNIT_MCSPI2_ACTIVE (STD_ON) 228 #define SPI_UNIT_MCSPI3_ACTIVE (STD_ON) 233 #define SPI_UNIT_MCSPI4_ACTIVE (STD_ON) 237 #define SPI_UNIT_MCSPI5_ACTIVE (STD_OFF) 241 #define SPI_UNIT_MCSPI6_ACTIVE (STD_OFF) 245 #define SPI_UNIT_MCSPI7_ACTIVE (STD_OFF) 260 #define SPI_ISR_TYPE (SPI_ISR_CAT1) 263 #define SPI_OS_COUNTER_ID ((CounterType)OsCounter_0) 270 #define SPI_TIMEOUT_DURATION (32000U) 273 #define SPI_REGISTER_READBACK_API (STD_ON) 276 #define SPI_SAFETY_API (STD_ON) 279 #define SpiConf_SpiChannel_SpiChannel_0 (0U) 282 #define SpiConf_SpiExternalDevice_CS0 (SPI_CS0) 286 #define SpiConf_SpiJob_SpiJob_0 (0U) 289 #define SpiConf_SpiSequence_SpiSequence_0 (0U) 293 #define SpiConf_SpiExternalDevice_HwUnitId0 (CSIB0) 295 #define SpiConf_SpiExternalDevice_HwUnitId1 (CSIB1) 297 #define SpiConf_SpiExternalDevice_HwUnitId2 (CSIB2) 299 #define SpiConf_SpiExternalDevice_HwUnitId3 (CSIB3) 301 #define SpiConf_SpiExternalDevice_HwUnitId4 (CSIB4) 303 #define SpiConf_SpiExternalDevice_HwUnitId5 (CSIB5) 305 #define SpiConf_SpiExternalDevice_HwUnitId6 (CSIB6) 307 #define SpiConf_SpiExternalDevice_HwUnitId7 (CSIB7) 316 #define DemConf_DemEventParameter_SPI_DEM_NO_EVENT (0xFFFFU) 317 #define SPI_DEM_NO_EVENT DemConf_DemEventParameter_SPI_DEM_NO_EVENT 319 #ifndef SPI_E_HARDWARE_ERROR 321 #define SPI_E_HARDWARE_ERROR (DemConf_DemEventParameter_SPI_E_HARDWARE_ERROR) 328 #define SPI_UNIT_MCU_MCSPI0 ((Spi_HWUnitType) CSIB0) 330 #define SPI_UNIT_MCU_MCSPI1 ((Spi_HWUnitType) CSIB1) 332 #define SPI_UNIT_MCU_MCSPI2 ((Spi_HWUnitType) CSIB2) 334 #define SPI_UNIT_MCSPI0 ((Spi_HWUnitType) CSIB3) 336 #define SPI_UNIT_MCSPI1 ((Spi_HWUnitType) CSIB4) 338 #define SPI_UNIT_MCSPI2 ((Spi_HWUnitType) CSIB5) 340 #define SPI_UNIT_MCSPI3 ((Spi_HWUnitType) CSIB6) 342 #define SPI_UNIT_MCSPI4 ((Spi_HWUnitType) CSIB7) 344 #define SPI_UNIT_MCSPI5 ((Spi_HWUnitType) CSIB8) 346 #define SPI_UNIT_MCSPI6 ((Spi_HWUnitType) CSIB9) 348 #define SPI_UNIT_MCSPI7 ((Spi_HWUnitType) CSIB10) 355 #define SPI_HW_UNIT_CNT (11U) 408 extern const struct Spi_ConfigType_s
SpiDriver;
Definition: Spi_Cfg.h:376
void Spi_IrqUnitMcuMcspi0TxRx(void)
SPI Hwunit ISR.
void Spi_IrqUnitMcspi3TxRx(void)
SPI MCSPI3 ISR.
Definition: Spi_Cfg.h:388
void Spi_IrqUnitMcspi6TxRx(void)
SPI MCSPI6 ISR.
void Spi_IrqUnitMcuMcspi1TxRx(void)
SPI MCU_MCSPI1 ISR.
const struct Spi_ConfigType_s SpiDriver
SPI Configuration struct declaration.
void SpiApp_wbInvCache(uint8 *buf, uint16 len)
Cache write-back invalidate function.
Definition: Spi_Cfg.h:390
Definition: Spi_Cfg.h:374
Definition: Spi_Cfg.h:378
void Spi_IrqUnitMcspi5TxRx(void)
SPI MCSPI5 ISR.
void SpiApp_wbCache(uint8 *buf, uint16 len)
Cache write-back function.
#define SPI_HW_UNIT_CNT
Total HW units - used for array allocation. This should be +1 of the max unit number.
Definition: Spi_Cfg.h:355
void SpiApp_invCache(uint8 *buf, uint16 len)
Cache invalidate function.
void Spi_IrqUnitMcspi4TxRx(void)
SPI MCSPI4 ISR.
Definition: Spi_Cfg.h:392
void Spi_IrqUnitMcuMcspi2TxRx(void)
SPI MCU_MCSPI2 ISR.
Definition: Spi_Cfg.h:386
Definition: Spi_Cfg.h:380
Spi_HwUnitType
This type defines a range of HW SPI Hardware microcontroller peripheral allocated to this Job.
Definition: Spi_Cfg.h:372
void Spi_IrqUnitMcspi7TxRx(void)
SPI MCSPI7 ISR.
Definition: Spi_Cfg.h:394
const uint32 Spi_HwUnitBaseAddr[SPI_HW_UNIT_CNT]
Definition: Spi_Cfg.h:382
Definition: Spi_Cfg.h:384