![]() |
SDL API Guide for J721E
|
Structure containing parameters for DCC module configuration.
Data Fields | |
| SDL_DCC_mode | mode |
| SDL_DCC_clkSrc0 | clk0Src |
| uint32_t | clk1Src |
| uint32_t | clk0Seed |
| uint32_t | clk0ValidSeed |
| uint32_t | clk1Seed |
| SDL_DCC_mode SDL_DCC_config::mode |
Mode of operation for DCC module. Refer enum SDL_DCC_mode
| SDL_DCC_clkSrc0 SDL_DCC_config::clk0Src |
Clock source for COUNT0 i.e. reference clock. Refer enum SDL_DCC_clkSrc0
| uint32_t SDL_DCC_config::clk1Src |
Clock source for COUNT1 i.e. clock signal to be tested. Refer enum SDL_DCC_clkSrc1.
| uint32_t SDL_DCC_config::clk0Seed |
Preload value/seed value for COUNT0
| uint32_t SDL_DCC_config::clk0ValidSeed |
Preload value/seed value for VALID0
| uint32_t SDL_DCC_config::clk1Seed |
Preload value/seed value for COUNT1